Abstract-We have developed a new GA hardware called GAA-I (Genetic Algorithm Accelerator-I), in which the crossover operator to be applied to each individual was dynamically selected during the algorithm execution. GAA-I has some restrictions due to the limited chip size. In this paper, we extend the GAA-I and propose a new GA hardware, GAA-11, so that large, complex optimization problems can be solved. Furthermore, GAA-I1 has capability of parallel processing with other GAA-I1 chips. The GAA-I1 chip has been fabricated as a CMOS standard cell chip with 0.6 p m technology.
I. INTRODUCTION
Genetic algorithms (GAS) [l] are known as one of robust heuristic algorithms for complex optimization problems in various fields of engineering. GA provides robust capability of exploring in the solution space of a given problem. There are two notorious problems on GAS to realize their performance. One is the parameter tuning. The other problem of GAS is the computation time. To solve the former problem, we have proposed an adaptive method which selects adaptively crossover operators based on a new measure of superiority of an individual called the elite degree [2] . To reduce the execution time of GA, hardware implementation of GA has been proposed [3] .
We have developed an adaptive GA hardware called GAA-I (Genetic Algorithm Accelerator-I), in which the crossover operator to be applied to each individual was dynamically selected during the algorithm execution[5, 61. The GAA-I was implemented as an LSI chip, and its effectiveness was verified by simulation and experiments with the evaluation board. However, the GAA-I has some restrictions due to the limited chip size. For example, the number of parameters to which the user can set values is relatively few. In this paper, we extend the GAA-I and propose a new GA hardware, GAA-11, so that large, complex optimization problems can be solved. GAA-I1 also has capability of parallel processing with other GAA-I1 chips.
THE GAA-I1
A. Spec8cations of the GAA-11
Specifications of the GAA-I & I1 chips are summarized in Table I . In the GAA-11, the ranges of some parameter values are extended so that large, complex optimization problems can be solved.
B. Overall Design
I1 consists of three modules as follows.
(1) GAA-I1 chip.
The GAA-I1 chip is the main module of the whole system, and performs all operations except the fitness calculation. The GAA-I1 chip itself consists of several submodules (units).
(2) System Memory (SM). The 64 Kword static RAM is attached to the GAA-I1 chip, where 1 word = 32 bits. This memory is used to store the information of each chromosome. Information of each chromosome consists of (a) binary coded representation of an individual (64 words in max), (b) fitness value (1 word), and (c) family tree information (0.5 word). The family tree information of a chromosome is used to calculate the elite degree. The system memory is also used as the data table for calculating the elite degree. Initial values of the system memory are set by the external CPU. 
C. Parallel GA
One of the problems of GAS is premature convergence to a local optimum. To solve this problem, parallel GAS have been investigated, in which a whole population is divided into some number of subpopulations, and individuals are exchanged between subpopulations [4] . Exchanging individuals among subpopulations is called migration. GAA-I1 supports the parallel execution of adaptive genetic algorithms by asynchronously exchanging individual data among three neighboring GAA-I1 chips. GAA-I1 chips may be connected with the CubeConnected-Cycles topology, in which P = n2"(n > 2) GAA-I1 chips will be connected to realize a large size of parallel GA hardware. The migration process is executed in parallel with execution of GA operators such as crossover and mutation.
VLSI IMPLEMENTATION
The GAA-I1 chip has been designed with the Verilog HDL, and synthesized with the Synopsis Design Compiler. The layout design has been done with the Avant! Apollo. The chip has been fabricated as a 9.0mm2 standard cell chip with 0.6pm CMOS technology with three metal layers. As the results of synthesis, the numbers of cells, nets, and signal pins of the chip were 37292, 37540, and 159, respectively. The post-layout simulation showed that the chip will be able to run with a 50 MHz clock. The GAA-I1 chip was realized as a 208 pin QFP. Figure 2 shows the chip image of the GAA-I1 chip. 
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IV. EVALUATION
To evaluate the GAA-I1 chip, we performed several simulation experiments. First, we compared the GAA-I1 with the GAA-I by solving several benchmark test functions (DeJong's test functions). Tables I1 and 111 show the average values of obtained results in 10 runs.
From Table 11 , the GAA-I1 (16-bit fitness) obtained a solution as good as ones by the GAA-I in a shorter execution time. But, the GAA-II(32-bit fitness) obtained optimal solutions although its execution time increases. Therefore the GAA-I1 achieves higher performance as GA hardware than the GAA-I.
Next, we evaluate parallel GA performance of the GAA-11. In this experiment, we use a parallel GA model, in which four GAB-I1 chips are fully connected. From V . CONCLUSION In this paper, we extend the GAA-I and propose a new adaptive GA hardware, GAA-11, so that large, complex optimization problems can be solved. GAA-I1 also has capability of parallel processing with other GAA-I1 chips. Simulation results showed that GAA-I1 is more efficient and effective than GAA-I, Future research is to introduce higher parallelism into the chip.
